Contact

Interview QuestionBank

Your Ultimate Tech Interview Compass
Prepare with confidence using our extensive database of real questions from FAANG and beyond.
Filter
Question Type
Add
Role
Add
Company
Marvell
Add
Coding
12855
Can you create two distinct arrays, each with 10 unique elements?
### Question Analysis The question asks us to create two distinct arrays, each containing 10 unique ...
Adobe, Akamai, Amgen, Analog Devices, Corning, Embraer, Fujitsu, Harley-Davidson, IBM, LG Electronics, Lockheed Martin, Marvell, Meta, National Instruments, Northrop Grumman, Novartis, NVIDIA, Rolls-Royce Aerospace, Yokogawa Electric
Design Verification Engineer
Coding
14112
Could you draft a constraint for creating 4 distinct variables?
### Question Analysis The question asks for a constraint that ensures the creation of four distinct...
Cisco Systems, Ducati, FLIR Systems, GlobalFoundries, Hitachi, Johnson Controls, KLA, Legrand, Lenovo, Marvell, Maxim Integrated, MediaTek, Micron Technology, Polaris Industries, Rockwell Automation, Rockwell Collins, Sharp, Texas Instruments, Trimble
Design Verification Engineer
Technical Knowledge
60475
What exactly do scan chains entail?
### Question Analysis The question is asking for a detailed explanation of scan chains, which are a ...
AMD, Arista Networks, Aurora, Continental, Corning, Dell Technologies, Embraer, Ford Motor Company, Hewlett Packard, Leidos, Marvell, Mentor Graphics, Microchip Technology, Northrop Grumman, Palo Alto Networks, Renesas Electronics, Rolls-Royce Holdings
Design Verification Engineer
Technical Knowledge
44266
What exactly do scan chains entail?
### Question Analysis The question is asking about "scan chains," which is a term commonly associate...
AMD, Arista Networks, Aurora, Continental, Corning, Dell Technologies, Embraer, Ford Motor Company, Hewlett Packard, Leidos, Marvell, Mentor Graphics, Microchip Technology, Northrop Grumman, Palo Alto Networks, Renesas Electronics, Rolls-Royce Holdings
Design Verification Engineer
Behavioral
4683
I'd like to hear about a time when you took the lead in a team.
### Question Analysis This question seeks to understand your leadership skills and ability to manage...
Advantest, Amgen, Autodesk, Bosch, Broadcom, Continental, Dell, Dell Technologies, D-Link, Ducati, Ericsson, Fluke, Fujikura, Garmin, General Electric, Hitachi, Huawei, Infineon, KUKA Robotics, Lattice Semiconductor, Lockheed Martin, Marvell, MediaTek, Meta, Michelin, NEC, OMRON, Qorvo, Safran, Texas Instruments, Waymo, ZTE
Design Verification Engineer, Embedded Engineer
Coding
1413
Can you detail the process of setting up an SVA in System Verilog to ensure a signal's rise from 0 to 1 before another's descent from 1 to 0?
### Question Analysis The question is about setting up a SystemVerilog Assertion (SVA) to monitor th...
Akamai, Analog Devices, Applied Materials, Audi, Blue Origin, Bombardier Transportation, Canon, Dell Technologies, D-Link, Ford Motor Company, KTM AG, Leidos, LG Electronics, Marvell, NXP Semiconductors, Panasonic, Silicon Motion
Design Verification Engineer
Coding
22297
Could you draft a constraint for creating 4 distinct variables?
### Question Analysis The question asks about drafting a constraint that ensures four distinct varia...
Cisco Systems, Ducati, FLIR Systems, GlobalFoundries, Hitachi, Johnson Controls, KLA, Legrand, Lenovo, Marvell, Maxim Integrated, MediaTek, Micron Technology, Polaris Industries, Rockwell Automation, Rockwell Collins, Sharp, Texas Instruments, Trimble
Design Verification Engineer
Technical Knowledge
1142
How does UVM approach reusability and scalability in the context of verification?
### Question Analysis The question focuses on the Universal Verification Methodology (UVM), which is...
Agilent Technologies, AT&T, Aurora, Beckman Coulter, Bombardier Transportation, Broadcom, Cirrus Logic, Ducati, FLIR Systems, Google, Keysight Technologies, Lam Research, Legrand, Marvell, Medtronic, NETGEAR, Nuro, Panasonic, Sharp, Thales, Xilinx
Design Verification Engineer
Technical Knowledge
29791
How does UVM approach reusability and scalability in the context of verification?
### Question Analysis The question is asking about the Universal Verification Methodology (UVM) and ...
Agilent Technologies, AT&T, Aurora, Beckman Coulter, Bombardier Transportation, Broadcom, Cirrus Logic, Ducati, FLIR Systems, Google, Keysight Technologies, Lam Research, Legrand, Marvell, Medtronic, NETGEAR, Nuro, Panasonic, Sharp, Thales, Xilinx
Design Verification Engineer
Coding
15874
In your understanding, what is an event and how does it relate to Flipflops?
### Question Analysis The question is asking for an explanation of two concepts, "event" and "flip-f...
Mayo Clinic, Nuro, ASML, Lattice Semiconductor, Yamaha Motor Corporation, Thermo Fisher Scientific, Marvell, Skyworks Solutions, Realtek, Audi, Belkin, Sharp, Taiwan Semiconductor, Prysmian Group, KLA, TP-Link, Varian Medical Systems
Design Verification Engineer
Product
9556
I'd like to know how single port/multi-port SRAM/DRAM functions. How do you go about optimizing memory usage and reducing access times?
### Question Analysis The question is technical and focuses on understanding the functionality and o...
AIRBUS, Amgen, Bombardier, Canon, Embraer, Fujikura, General Electric, Honeywell, Infineon, LG Electronics, Marvell, Mitsubishi Electric, Oracle, Palo Alto Networks, Panasonic, Sharp, Siemens, Synopsys, ZTE
Design Verification Engineer
Behavioral
5352
Can you describe an instance where you experienced a disagreement with your manager and how you addressed it?
### Question Analysis This question is a classic behavioral interview question that aims to assess y...
Altium, Bosch, Embraer, Fanuc, Flex, Fujitsu, Garmin, General Electric, Hitachi, IBM, Kawasaki Robotics, LG Display, Lockheed Martin, Marvell, MathWorks, Maxim Integrated, MediaTek, Michelin, Mouser Electronics, Nuro, ON Semiconductor, Oppo, Qorvo, Qualcomm, Razer, Realtek, Rolls-Royce Holdings, Skyworks Solutions, Taiwan Semiconductor, Texas Instruments, Thales, Thermo Fisher Scientific, Toshiba, Yokogawa Electric, Zoox
Design Verification Engineer, Embedded Engineer
Behavioral
25419
In a past role where you were heavily responsible, how did you successfully handle a tough challenge?
### Question Analysis This question is asking you to provide a real-life example from a past job whe...
Aptiv, Atlas Copco, BAE Systems, BMW Group, Boeing, Bosch, Bosch Rexroth, Cisco, Corsair, D-Link, Fanuc, FLIR Systems, II-VI Incorporated, Infineon, Kingston Technology, Legrand, Magna International, Marvell, MediaTek, Meta, Microchip Technology, Nachi-Fujikoshi, National Instruments, Northrop Grumman, Nuro, ON Semiconductor, Oracle, SMC, Sony, SpaceX, Synopsys, Valeo, Xiaomi, Xilinx
Design Verification Engineer, Embedded Engineer
Behavioral
21227
In a past role where you were heavily responsible, how did you successfully handle a tough challenge?
### Question Analysis This question is a behavioral interview question designed to assess your probl...
Aptiv, Atlas Copco, BAE Systems, BMW Group, Boeing, Bosch, Bosch Rexroth, Cisco, Corsair, D-Link, Fanuc, FLIR Systems, II-VI Incorporated, Infineon, Kingston Technology, Legrand, Magna International, Marvell, MediaTek, Meta, Microchip Technology, Nachi-Fujikoshi, National Instruments, Northrop Grumman, Nuro, ON Semiconductor, Oracle, SMC, Sony, SpaceX, Synopsys, Valeo, Xiaomi, Xilinx
Design Verification Engineer, Embedded Engineer
Product
56277
Please detail the workings of cache memories and controllers. What methods do you employ to optimize cache performance and shorten access times?
### Question Analysis The question is technical and focuses on two main areas: the workings of cache...
Adobe, Agilent Technologies, Amgen, Audi, Cruise, Ford Motor Company, Google, Leidos, Marvell, Microchip Technology, Micron Technology, OMRON, Peloton, Philips, Prysmian Group, Qualcomm, Thermo Fisher Scientific, Trimble, Western Digital
Design Verification Engineer
Product
48333
Please detail the workings of cache memories and controllers. What methods do you employ to optimize cache performance and shorten access times?
### Question Analysis The question asks for an explanation of the workings of cache memories and con...
Adobe, Agilent Technologies, Amgen, Audi, Cruise, Ford Motor Company, Google, Leidos, Marvell, Microchip Technology, Micron Technology, OMRON, Peloton, Philips, Prysmian Group, Qualcomm, Thermo Fisher Scientific, Trimble, Western Digital
Design Verification Engineer
Product
25451
How would you describe the importance and function of a clock tree within VLSI design systems?
### Question Analysis The question is focused on understanding the importance and role of a clock tr...
Agilent Technologies, ASUS, Broadcom, CRRC, Cruise, Emerson Electric, Ford Motor Company, General Motors, GlobalFoundries, Honeywell, Marvell, NETGEAR, Novartis, Oracle, Philips, Prysmian Group, Rockwell Collins
Design Verification Engineer